


SHEET DESCRIPTION

1	COVER SHEET AND BLOCK DIAGRAM
2	USB AND FPGA
3	DAC AND IQ MODULATOR/SYNTHESIZER
4	RF BUFFER AND CONNECTORS
5	POWER SUPPLIES
6	FPGA POWER, CONTROL AND DECOUPLING CAPACITORS

DATV EXPRESS

REVISION HISTORY




DATV Express
DATV Exciter

SCHEMATIC DIAGRAM,
TABLE OF CONTENTS
BLOCK DIAGRAM

SIZE	DATE	FILENAME	DRAWING NUMBER	REV
B	17/08/2013:08:47	DATV_EX	11002-001	E
ENGR:			SHEET 1 OF 6	

CAD T. GOULD WB6P	
ENGR A. TOWSLEY W8RMC	
MFG	
QC	
APVD	




U2

BANK 1 & 2	
PE4	24
PE3	25
PE6	8
PE5	9
PD5	3
PD4	4
LVDS7P	
LVDS7N	
LVDS8P	
LVDS8N	
LVDS15P	
LVDS15N	
LVDS16P	
LVDS16N	
LVDS17P	
LVDS17N	
LVDS18P	
LVDS18N	
LVDS19P	
LVDS19N	
LVDS23P	
LVDS23N	
LVDS26P	
LVDS29P	
LVDS29N	
LVDS33P	
LVDS33N	
LVDS34P	
LVDS34N	
LVDS36P	
LVDS36N	
LVDS37P	
LVDS37N	
IO1_1	30
VREFB1N0	7
VREFB1N1	28
LVDSCLK0P	17
LVDSCLK0N	18
LVDSCLK1P	21
LVDSCLK1N	22
PLL1_OUTP	31
PLL1_OUTN	32
PE1	30
PE7	7
PE2	28
CLKOUT	17
SYMBOL_CLK	18
NC	21
NC	22
PE0	31
PD3	32
VREFB2N0	120
VREFB2N1	132
IQCLK	120
IQD4	132







U2

BANK 3 & 4	
TXDIS	100
J6_3	97
SCL	101
J6_4	96
J6_5	94
IFCLK	93
PB0	92
PB1	87
PB2	86
PB4	76
PB5	75
PB6	74
PB7	73
LVDS39N	
LVDS45N	
LVDS39P	
LVDS46P	
LVDS46N	
LVDS47P	
LVDS47N	
LVDS48P	
LVDS48N	
LVDS54P	
LVDS54N	
LVDS56P	
LVDS56N	
LVDS57P	
LVDS57N	
LVDS58P	
LVDS58N	
LVDS60N	
J6_10	67
PC0	60
CTRL1	64
PC4	58
PC2	59
PC7	55
PC5	57
PA3	52
PA2	53
PA6	47
PA5	48
RDY0	44
PA7	45
PD0	42
RDY1	43
PD1	41
PD2	40
VREFB3N0	99
VREFB3N1	79
U2_P99	99
PB3	79
NC	91
NC	90
NC	89
NC	88
SDA	103
STATUS_1	104
LVDS57P	
LVDS57N	
LVDS58P	
LVDS58N	
LVDS60P	
LVDS60N	
LVDS67P	
LVDS67N	
LVDS68P	
LVDS68N	
LVDS74P	
LVDS74N	
LVDS75P	
LVDS75N	
LVDS76P	
LVDS76N	
LVDS77P	
LVDS77N	
CTRL2	63
PA4	51


TITLE				
USB AND FPGA				
SIZE	DATE	FILENAME	DRAWING NUMBER	REV
B	17/08/2013:08:47	DATV_EX	11002-001	E
ENGR:			SHEET 2 OF 6	





TITLE DAC AND IQ MODULATOR/SYNTHESIZER				
SIZE B	DATE 25/08/2013:12:50	FILENAME DATV_EX	DRAWING NUMBER 11002-001	REV E
ENGR:			SHEET 3 OF 6	








TITLE					RF AMP				
SIZE	DATE	FILENAME	DRAWING NUMBER	REV					
B	26/08/2013:19:39	DATV_EX	11002-001	E					
ENGR:			SHEET 4 OF 6						



TITLE				
POWER SUPPLIES				
SIZE	DATE	FILENAME	DRAWING NUMBER	REV
B	25/08/2013:12:43	DATV_EX	11002-001	E
ENGR:			SHEET 5 OF 6	



POWER AND GROUND		EP2C8T144C8N	
26	VCCINT_VREFB1N1	6	GND_VREFB1N0_1
124	VCCINT_VREFB2N0	19	GND_VREFB1N0_2
131	VCCINT_VREFB2N1	27	GND_VREFB1N1_1
81	VCCINT_VREFB3N1	33	GND_VREFB1N1_2
62	VCCINT_VREFB4N0	111	GND_VREFB2N0_1
50	VCCINT_VREFB4N1	117	GND_VREFB2N0_2
		123	GND_VREFB2N0_3
		128	GND_VREFB2N1_1
5	VCCIO1_VREFB1N0	130	GND_VREFB2N1_2
23	VCCIO1_VREFB1N1_1	140	GND_VREFB2N1_3
29	VCCIO1_VREFB1N1_2	98	GND_VREFB3N0_1
116	VCCIO2_VREFB2N0	105	GND_VREFB3N0_2
127	VCCIO2_VREFB2N1_1	78	GND_VREFB3N1_1
138	VCCIO2_VREFB2N1_2	80	GND_VREFB3N1_2
95	VCCIO3_VREFB3N0_1	80	GND_VREFB3N1_2
102	VCCIO3_VREFB3N0_2	61	GND_VREFB4N0_1
77	VCCIO3_VREFB3N1	68	GND_VREFB4N0_2
46	VCCIO4_VREFB4N0	39	GND_VREFB4N1_1
54	VCCIO4_VREFB4N1_1	49	GND_VREFB4N1_2
		56	GND_VREFB4N1_3
37	VCCA_PLL1	34	GND_PLL1_1
109	VCCA_PLL2	36	GND_PLL1_2
35	VCCD_PLL1	106	GND_PLL2_1
107	VCCD_PLL2	108	GND_PLL2_2
		38	GND_PLL1_1
		110	GND_PLL2_2



TITLE				
FPGA POWER, CONTROL AND DECOUPLING CAPACITORS				
SIZE	DATE	FILENAME	DRAWING NUMBER	REV
B	26/08/2013:19:19	DATV_EX	11002-001	E
ENGR:			SHEET 6 OF 6	